Image from Google Jackets

Normal view MARC view ISBD view

Sequential logic testing and verification. / Ghosh, Abhijit, Devadas, Srinivas, Newton, A. Richard

By:

Ghosh, Abhijit

Contributor(s):

Material type:

TextLanguage: English DDC classification:

621.395 G341S

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings ( 1 )
Comments ( 0 )

Holdings
Cover image	Item type	Current library	Home library	Collection	Shelving location	Call number	Materials specified	Vol info	URL	Copy number	Status	Notes	Date due	Barcode	Item holds	Item hold queue priority	Course reserves
	Books	National Institute of Technical Teachers Training & Research				621.395 G341S (Browse shelf(Opens below))					Available			038434

Browsing National Institute of Technical Teachers Training & Research shelves Close shelf browser (Hides shelf browser)

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	621.395 D868D R Digital design with CPLD applications and VHDL /	621.395 F114I Introduction to VLSI design /	621.395 F662M Microprogrammed systems design. /	621.395 G341S Sequential logic testing and verification. /	621.395 G341V VLSI fabrication principles : silicon and gallium arsenide /	621.395 G341V VLSI fabrication principles : silicon and gallium arsenide /	621.395 H946V VLSI custom microelectronics : digital, analog and mixed-signal /	Next

There are no comments on this title.

to post a comment.