Rajesh Kumar,  <br/><br/>
FPGA implementation of optimized DDC and DUC for software defined radios / 
Rajesh Kumar 
<br/><br/><label>Dewey Class. No.: </label>621.38822 R11F